Abstract-As the demand for the telecom/server power is growing exponentially, the need for higher power density increases each year. Increasing power density relies on less component counts, smaller reactive component size, and/or better system efficiency. Higher switching frequency leads to the smaller reactive and filter component size. Better efficiency, which reduces the heat sink or paralleled devices, requires the reduction either in conduction losses or switching losses, or both. Therefore, phase-shified zero-voltage-switching (ZVS) full bridge topologies are gaining popularity due to their extremely low switching losses in the power devices even at higher switching frequency.
I. INTRODUCTION Demand for higher power density, especially in the telecodserver power applications, has driven the power electronics industry to the innovation of better topologies and power devices. The design trends are higher power density and more reliable power devices. Increasing power density from 5-7 W/in3 now to 10 W/in3 in the same form factor is an incredible challenge for power supply designers.
Phase-shifted zero-voltage-switching (ZVS) topology [l] seems to be the remedy for achieving higher power density and increased device reliability. The advantages of ZVS operation are minimized switching losses, higher operation frequency, less dvldt and dildt dynamic stresses.
0-7803-6618-2/01/$10.00 0 2001 IEEE
Reduction of switching losses enables higher switching frequency and requires less heat sink. Higher switching frequency will also lead to smaller reactive and filter components, and result in higher power density. Less dynamic stresses increase the reliability on power devices.
However, power MOSFET failures have been reported recently in the ZVS full bridge topology [2, 31. Slow reverse recovery of the intrinsic body diode under low reverse voltage is believed to be the root cause for the MOSFET failures. Screening the reverse recovered time of power MOSFETs is one of the solutions, but customers need to pay the price penalty. Another solution is a complicated network of paralleled fast-recovery diodes to divert current from the body diode of the MOSFET [3, 4] . The best solution is to expedite the reverse recovery process on the body diode [2] .
The other field failure is also reported at no or low load conditions in the ZVS circuitry. Unable to achieve ZVS condition at no or low load has forced the power MOSFET to experience hard-switched tum-on and tum-off. The possible failure mode for this operation is the Cdv/dt shoot-through [5] . Detailed failure analysis on the Cdv/dt shoot through problem, together with the silicon and system solutions, will be described in this article.
The in-depth understanding of the failure modes in the ZVS operation has led to the development of a new generation fast-body-diode MOSFET technology that reduces reverse-recovery time, increases dv/dt stress capability, minimizes the Cdv/dt shoot-through, and therefore is suitable for the high frequency, high power phase-shifted ZVS applications.
MOSFET FAILURE MODES IN ZVS OPERATION
A full-bridge ZVS topology is displayed in Figure 1 where diodes Dl-D4 are the intrinsic body diodes of power MOSFETs Ql-Q4. Capacitors Cl-C4 represent either the output capacitances of power MOSFETs or extemal capacitors if more capacitance is required. The stray inductor L or Lr represents the leakage inductor of the transformer, or the external inductance. Detailed operation and analysis of a full-bridge ZVS circuit can be found in [l] . Typical waveforms of a one kilowatts ZVS full bridge circuit are shown in Figure 2 with 110 KHz switching frequency. Notice that the drain voltage waveform does not show any overshoot voltage spikes that are often seen in the hard-switched bridge topology.
LOAD diode D3 will conduct current and Q3 can be tumed on any time during tl and t2. Q2 will be tumed off and Q4 are tumed on at t z to force current to change direction. Body diode D3 will be in reverse recovery after t3. If the reverse recovery process is not completed by t5, the time when Q3 is tumed off, D3 will not be able to block the reverse voltage and cause failure of the MOSFET.
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A. Full Load Failure Mode
Some MOSFET failure modes are inherent to the full-bridge ZVS converter. The power MOSFET is tumed on at zero voltage because its body diode needs to conduct first and clamps the drain-source to 0.7V in the phase-shifted ZVS full-bridge topology. No dynamic voltage stress is imposed on the drain of the power MOSFET when the body diode is in reverse recovery. But it will take longer for the body diode to sweep the charges out from the drift region and for the depletion region to be built up under light load and low voltage conditions. The reverse recovery time (trr) of the body diode increases as the applied voltage becomes lower. The reverse voltage effect on the body diode during the reverse-recovery process for a standard 5OOV power MOSFET is shown in Figure 4 . Notice that for a conventional power MOSFET, the reverse recovery time increases as the applied reverse voltage decreases. In Table 1 the estimated trr at 1V of reverse voltage is 3.73 ps, compared to the 3.6 p on time for the MOSFET channel in Figure 3 . The assumption here is the body diode conducts all the current. Of course, the reverse recovery time is dependent of forward current, dildt, and junction temperature. Since the MOSFET can be gated on any time before t2 in Figure 3 , it is likely the body diode will conduct less than the full current. However, it is clearly shown in Figure 3 the body diode of 4 3 needs to complete the reverse recovery before t = t5. Otherwise, the body diode D3
is not yet fully recovered and may not be able to block reverse voltage. If the remaining charges are still in the junction and turning on the MOSFET Q1, the resulting dv/dt may trigger on the parasitic bipolar junction transistor (BJT) and might destroy the power MOSFET.
Once the body diode is in reverse recovery, two conditions could trigger the failure mode [5, 61. The first is due to the peak reverse recovery current (IRRM). Reverse recovery currents flow from drift region into P+ implant. The horizontal component of IRRM will produce voltage drop on the P+ implant resistance (Rb) and might turn on the parasitic BJT. Secondly, tum-off dv/dt might induce a current through the drain-to-base capacitance Cdb and Rb, and subsequently tum on the parasitic BJT. These reverse recovery current flows are shown in Figure 5 . 
B. Low and No Load Failure Mode
There is another failure mode of the ZVS fullbridge topology which occurs at no or low load condition. The necessary condition for the ZVS operation is the stored inductive energy in L or Lr is sufficient to swing the capacitor voltage on C1 and C3 when Q1 is tumed off at to.
Devices Standard
At no or low load current, the capacitor C3 will not be filly discharged to zero voltage at tl. The body diode D3 will never conduct current before turn-on of 4 3 . Figure 6 shows the measured waveform of 4 3 at low load conditions in the ZVS full bridge topology, Notice that a little voltage spike shows at the gate corresponding to the sharp change on the drain voltage. The current waveform in Figure 6 indicates the device 4 3 is tumed on again when it is supposed to be off. This is known as the Cdvldt shoot-through problem with both the Q1 and 4 3 on at the same time causing the leg to short. 
NEW ZVS POWER MOSFETS
The potential problems on the power MOSFET for the full-bridge ZVS operation have been well addressed and studied by the authors. The power MOSFET in a ZVS converter needs a fast intrinsic body-diode and low reverse recovery charges. The reverse recovery of the body diode should be fast especially at lower reverse voltage. Figure 8 shows the comparison of the body diode reverse recovery characteristics with the data of reverse recovery time (TIT), charge (Qrr) and peak reverse current (I-) listed in Table 2 . Table 3 shows the comparison of total gate charge (Qg), gate-to-source charge (Qgs) and gateto-drain "Miller" charge (Qgd). The total charge and "Miller" charge on IRFPS40N5OL, in S~p e r 2 4 7~~ package are the lowest in the same class. The extremely low gate charge on the "L" series makes driver design much easier and simpler.
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As discussed above, the charges within the body diode of the MOSFET in a ZVS converter must be removed before the device being tumed off. Otherwise the tum-off dv/dt could trigger the BJT and cause device second breakdown while body diode is still in reverse recovery. The problem will get worse when the converter works at high frequency in which less time is available for the body diode to remove and recombine the charges. Therefore, the body diode should be able to sustain the dv/dt stress without tuming on the parasitic BJT. The IRFPS40NSOL has been structured successfully in this way and has no any negative impacts on the other superior performance of the device. The body diode dv/dt number is listed in Table 4 . Thus the "L" series device would be significantly less prone to the second breakdown in ZVS applications. The in-circuit testing results of 3 KW ZVS unit at 100 KHz switching frequency are shown in Table   5 . The die size of Company A's is 60% bigger than IRFPS40NSOL. However, Company A shows just 5% better in total device power dissipation compared to IRFPS40NSOL. On the other hand, the Cdv/dt shoot-through failure mode can be resolved by reducing the Qgd/Qgs ratio [7] and by decreasing the internal gate resistance. The new silicon technology and process, associated with the "L" series power MOSFETs, have minimized the gate voltage spike dramatically and also increased ruggedness. The incircuit waveform from three different technologies is shown in Figure 9 . With the combination of the lower QgdQgs ratio and the reduction of the intemal Rg, the voltage spike associated with the Cdv/dt shoot-through has been reduced by 50% with Technology B, as shown in Table 6 . The decrease in the Cdvldt spike reduces the possibility of tum-on of the MOSFET and occurrence of shoot-through. The new "L" series power MOSFET family employed similar silicon technology as those of Technology B. Therefore the "L" series MOSFET devices can effectively reduce the Cdv/dt shoot through problem at no or low load conditions in the phase-shifted ZVS topology. [7] International Rectifier IRF7809/IRF7811 data ruggedness has been studied with the phase-shifted sheet. full-bridge ZVS converter. The low on-resistance reduces the conduction loss so that the device will work at a lower junction temperature or reduce the number of paralleled devices. The fast body diode reverse recovery time ( . : 250 ns maximum) ensures its reverse recovery charges are cleared completely before the MOSFET device can be turned off, especially at a low drain voltage and high switching frequency. The 22V per nanoseconds dvldt ruggedness of the IRFPS40NSOL ensures the device can sustain higher turn-off stress. With the lower Qgd to Qgs ratio along with the reduction of the internal Rg, it has been shown that the Cdvldt immunity of the "L" series MOSFETs has been increased to eliminate the potential shoot-through effect at no load or low load conditions in the phaseshifted ZVS full bridge topology. Measurement results show that the "L" series power MOSFETs are more suitable for the high-voltage, high-power ZVS converter and makes the circuit capable of operating at higher switching frequencies.
